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Abstract— One of the most important challenges facing an
electric grid is to incorporate renewables and distributed
energy resources (DERs) to the grid. Because of the associated
uncertainties in power generations and peak power demands,
opportunities for improving the functioning and reliability
of the grid lie in the design of an efficient, yet pragmatic
distributed control framework with guaranteed robustness
margins. This paper addresses the problem of output voltage
regulation for multiple DC-DC converters connected to a grid,
and prescribes a robust scheme for sharing power among
different sources. More precisely, we develop a control archi-
tecture where, unlike most standard control frameworks, the
desired power ratios appear as reference signals to individual
converter systems, and not as internal parameters of the system
of parallel converters. This makes the proposed approach suited
for scenarios when the desired power ratios vary rapidly with
time. Additionally, the proposed control framework is suitable
to both centralized and decentralized implementations, i.e.,
the same control architecture can be employed for voltage
regulation irrespective of the availability of common load-
current (or power) measurement, without the need to modify
controller parameters. The control design is obtained using
robust optimal-control framework. Case studies presented show
the enhanced performance of prescribed optimal controllers for
voltage regulation and power sharing.
I. INTRODUCTION
High environmental impact of fossil-based energy sources
and demand for future energy sustainability have resulted in
increased interest in the use of renewable energy resources
such as solar and wind. Integration of renewable resources on
the community level is achieved through smart microgrids.
Microgrids are localized grid systems that are capable of
operating in parallel with, or independently from, the exist-
ing traditional grid [1], [2]. Microgrid technology enables
integration of renewable energy sources such as solar and
wind energy, distributed energy resources (DERs), energy
storage, and demand response. Fig. 1 shows a schematic
of a microgrid with multiple DC sources providing power
for AC loads. Although in most traditional grids that rely
on conventional sources of dispatchable electric power, the
power output of renewables can not be manipulated. Limited
predictability with such resources result in intermittent power
generation; moreover time-varying loads, practicability and
economics factors pose additional challenges in efficient
operation of microgrids. Thus it is required to develop effi-
cient distributed control technologies for reliable operation
of smart microgrids.
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Fig. 1: A schematic of a microgrid. An array of DC sources provide
power for AC loads. Power sources provide power at DC-link,
their common output bus, at a voltage that is regulated to a set-
point. The control system at the respective DC-DC converter that
interfaces with a source is responsible for regulating the voltage at
he DC-link. An inverter that connects to the DC-link converts the
total current from the sources at the regulated voltage to alternating
current (AC) at its output to satisfy the power demands of the AC
loads. This paper describes an approach for control design of the
multiple converters systems associated with power transfer from
sources to the DC-link (shown by the dotted line).
In such smart grids, multiple DC power sources connected
in parallel, each interfaced with DC-DC converter, provide
power at their common output, the DC-link, at a regulated
voltage; this power can directly feed DC loads or be used by
an inverter to interface with AC loads. In this paper, we ad-
dress the problem of distributed control of DC-DC converters
for output voltage regulation, and time-varying power sharing
(dictated by the economic layer) among multiple power
sources. The main challenges arise from the uncertainties
in the size and the schedules of loads, the complexity of
a coupled multi-converter network, the uncertainties in the
model parameters at each converter, and the adverse effects
of interfacing DC power sources with AC loads, such as the
120 Hz ripple that has to be provided by the DC sources.
Problems pertaining to robust and optimal control of
converters have received recent attention. Conventional PID-
based controllers often to fail address the problem of ro-
bustness and modeling uncertainties. In [3], a linear-matrix-
inequality (LMI) based based robust control design for boost
converters has resulted in significant improvements over PID
based control designs. In [4]–[6], robust H∞-control frame-
work is employed in the context of inverter systems. While
the issue of current sharing is extensively studied [7], [8],
most methods assume a single power source. A systematic
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control design that addresses all the challenges and objectives
for the multi-converter control is still lacking. The control
architecture proposed in this paper addresses the following
primary objectives - 1) voltage regulation at the DC-link with
guaranteed robustness margins, 2) prescribed time-varying
power sharing in a network of parallel converters, 3) control-
ling the trade-off between 120Hz ripple on the total current
provided by the power sources and the ripple on the DC-link
voltage. While these objectives are partially addressed in our
prior work [9] on the robust control of DC-DC converters,
a main drawback of the design proposed in [9] is that the
control framework does not allow for time-varying power
sharing requirements. In this work, we propose a novel
control framework wherein the power requirements on each
converter are imposed through external references, and thus
the framework allows for time-varying power sharing by
incorporating high-bandwidth robust controllers.
The control architecture proposed in this work exploits
structural features of the paralleled multi-converter system,
which results in a modular and yet coordinated control
design. For instance, noting that the objective of voltage
regulation is common to all converters; accordingly at each
converter, it employs a nested (outer-voltage inner-current)
control structure [10], where all converters share the same
design for the outer-loop voltage controllers while the inner-
loop current controllers are so chosen that the entire closed-
loop multi-converter system can be reduced to an equivalent
single-converter system in terms of the transfer function from
the desired regulation setpoint Vref to the voltage at the
DC-link Vdc. The controllers are designed for fully cen-
tralized implementation with the instantaneous load current
iload measurement accessible to all converters; however, in
practice iload is often estimated through power calculations
on the AC side and communicated to individual converters
only at a rate slower than the sampling rate of the controllers.
In the wake of this limitation, we propose a novel method for
voltage regulation and power sharing that is inspired by con-
ventional voltage droop method. An interesting aspect of the
proposed implementation is that the same outer controllers
Kv and Kr along with the shaped inner plant G˜c,n can be
employed even for the scenario where iload measurement
is unavailable. Thus the proposed framework is applicable
to both centralized and decentralized implementations. An
important revelation provided by the application of H∞
robust optimal control is the underlying optimal structure
in the outer-loop controllers Kv and Kr. While we are yet
to explore the reasoning behind the hidden optimal structure,
it helps in further reduction of the overall complexity of the
distributed control design from analysis and implementation
points of view.
The rest of the paper is organized as follows. Sec. II
describes the averaged modeling of DC-DC converters. We
then describe the control design methodology for a single
converter system in Sec. IV, followed by its extension to
a network of parallel converters in Sec. V. The underlying
theory is then corroborated by extensive simulations in Sec.
VI, followed by some important conclusions and immediate
(a)
(b)
Fig. 2: Schematics for (a) Buck converter, (b) Boost Converter. The
converters are assumed to operate in continuous-conduction-mode
(CCM).
directions to future works.
II. MODELING OF CONVERTERS
In this section, we describe the differential equations that
govern the dynamics of DC-DC converters. These converters
belong to a class of switched-mode power electronics, where
a semiconductor based high-frequency switching mechanism
(and associated electronic circuit) connected to a DC power
source enables changing voltage and current characteristics
at its output. The models presented below depict dynamics
for signals that are averaged over a switch cycle.
Fig. 2a shows a schematic of a Buck converter. Buck
converter regulates a voltage at its output which is lower
than the input voltage. The averaged dynamic model of a
Buck converter is given by
L
diL(t)
dt
= −V (t) + d(t)Vg︸ ︷︷ ︸
u˜(t):=−V (t)+u(t)
= u˜(t)
C
dV (t)
dt
= iL(t)− iload(t), (1)
where d(t) represents the duty-cycle (or the proportion of
ON duration) at time t. Note that the prescribed averaged
model does not explicitly require any information on the
output load.
Similarly we can describe the averaged dynamics of a
Boost converter (shown in Fig. 2b), given by
L
diL(t)
dt
= Vg − d′(t)V (t)︸ ︷︷ ︸
u˜(t):=Vg−u(t)
= u˜(t)
C
dV (t)
dt
=
(
D′ + dˆ′
)
︸ ︷︷ ︸
≈D′
iL(t)− iload(t) ≈ D′iL(t)− iload(t), (2)
Fig. 3: Block diagram representation of a buck-type converter.
The control signal u˜ is converted to an equivalent PWM signal
to command the gate of the transistor acting as a switch.
where d′(t) := 1 − d(t) and D′ = (Vg/Vref ). Here
Vref represents the desired output voltage. Note that dˆ(t) =
d′(t) − D′ is typically very small, and therefore allows
for a linear approximation around the nominal duty-cycle,
D = 1 − D′. We use both V and Vdc interchangeably to
denote the output voltage at the DC-link.
III. PROBLEM FORMULATION
This paper addresses the following primary objectives
simultaneously - (1) Output voltage regulation in presence of
time-varying loads/generation and parametric uncertainties,
(2) time-varying current (power) sharing among multiple
sources, (3) 120Hz ripple current sharing between inductor
current iL and capacitor current iC . The last two objective is
dealt in our prior work [9] and is addressed by an appropriate
design of inner-controller described in Sec. IV-A and V.
In this paper, we primarily focus on achieving the first
two objectives, while inheriting the properties of the inner-
controller for ripple current sharing.
IV. CONTROL FRAMEWORK FOR SINGLE
CONVERTER
In this section, we describe the inner-outer controller
architecture for a single Buck converter system. The cor-
responding block diagram representation of the dynamical
equations in 1 is shown in Fig. 3. While the design is easily
extendable to include other converter types such as Boost
and Buck-Boost, the discussion has been confined to Buck
converters only for the sake of brevity. Unlike most other
outer-controllers, the outer-controller proposed in this paper
takes into account both DC-link voltage V and load current
iload measurements. The requirements on current sharing
are imposed through this additional iload measurement (as
explained in Sec. V).
A. Design of the inner-loop controller
The design for the inner-loop controller Kc is inherited
from our previous work [9]. The inner-loop controller Kc is
designed as a 2nd-order controller to ensure a relatively low-
order optimal controller Kv = [Kv,Kr]
T (see Fig. 4). The
main objective for designing the inner-loop controller Kc
is to decide the trade-off between the 120Hz ripple on the
capacitor current iC (equivalently on the output voltage Vdc)
and the inductor current iL of the converter. Accordingly,
Kc is designed such that the inner-shaped plant G˜c is given
by
G˜c(s) =
(
ω˜
s+ ω˜
)(
s2 + 2ζ1ω0s+ ω
2
0
s2 + 2ζ2ω0s+ ω20
)
. (3)
Fig. 4: Block diagram representation of the inner-outer con-
trol design. Exogenous signal Vref represents the desired output
voltage. The quantities Vdc, iload and iL represent the available
measurements.
where ω0 = 2pi120rad/s and ω˜, ζ1, ζ2 are design parameters.
The parameter ω˜ > ω0 and it is used to implement a low-
pass filter to attenuate undesirable frequency content in iL
beyond ω˜. Thus, the bandwidth of the inner-shpaed plant is
decided by the choice of ω˜. The parameters ζ1 and ζ2 impart
a notch-like behavior to G˜c at ω0 = 120Hz, and the size of
the notch is determined by the ratio ζ1/ζ2. Note that G˜c
represents the inner closed-loop plant from the output of the
outer-loop controllers u to the inductor current iL, and since
iC = iL−iload, the ratio ζ1/ζ2 can be appropriately designed
to achieve a specified trade-off between 120Hz ripple on iC
and iL. The stabilizing 2nd-order controller Kc that yields
the aforementioned inner closed-loop plant G˜c is explicitly
given by
Kc(s) = Lω˜
(s2 + 2ζ1ω0s+ ω
2
0)
(s2 + 2ζ2ω0s+ ω20 + 2(ζ2 − ζ1)ω0ω˜)
. (4)
The readers are encouraged to refer to Sec. III in [9] for
further details on the inner-loop control design.
B. Design of the outer-loop controller
For a given choice of inner-controller Kc, we present our
analysis and design of controller in terms of transfer function
block diagrams shown in Fig. 4. In this figure, G˜c represents
the inner shaped plant. The outer controllers are denoted by
Kv and Kr, and are designed to regulate the output DC
voltage Vdc to the desired reference voltage Vref and the
inductor current iL to the load current iload, respectively.
Note that from (1), iL is equal to iload at steady-state. The
augmentation of controller Kr forms the basis for time-
varying power sharing and is explained in the next section.
The performance of a Buck converter is characterized
by its voltage and power reference tracking bandwidths,
better voltage signal-to-noise-ratio (SNR), and robustness to
modeling uncertainties. The main objective for the design of
the controllers Kv and Kr is to make the tracking errors
small and simultaneously attenuate measurement noise to
achieve high resolution. This is achieved by posing a model-
based multi-objective optimization framework, where the
required objectives are described in terms of norms of the
corresponding transfer functions, as described below. From
Fig. 4, the transfer function from exogenous inputs w =
[Vref , iload, u˜]
T to regulated output z = [z1, z2, z3, z4, e1, e2]
is given by
z1
z2
z3
z4
e1
e2
 =

W1 W1Gv −W1GvG˜c
0 W2 −W2G˜c
0 0 W3
0 −W4Gv W4GvG˜c
1 Gv −GvG˜c
0 1 −G˜c

 Vrefiload
u˜
 . (5)
The optimization problem is to find stabilizing controllers
Kouter = [Kv,Kr]
T such that the H∞-norm of the above
transfer function from w to z is minimized. Here the weights
W1,W2,W3 and W4 are chosen to reflect the design spec-
ifications of robustness to parametric uncertainties, tracking
bandwidth, and saturation limits on the control signal. More
specifically, the weight functions W1(jω) and W2(jω) are
chosen to be large in frequency range [0, ωBW ] to ensure
small tracking errors e1 = Vref − Vdc and e2 = iload − iL
in this frequency range. The design of weight function
W3(jω) entails ensuring that the control effort lies within
saturation limits. The weight function W4 is designed as a
high-pass filter to ensure that the transfer function from iload
to Vdc is small at high frequencies to provide mitigation to
measurement noise.
Current droop compensation for voltage regulation with-
out iload measurement: So far in our analysis, we assume that
iload is available for direct measurement for all converters.
However in practice, while the converters can measure their
common DC-link voltage Vdc, iload is only estimated through
power calculations on the AC side and communicated to indi-
vidual converters only at a rate slower than the sampling rate
of the controllers. In the wake of this limitation, we propose
a novel method for voltage regulation and power sharing
that is inspired by conventional voltage droop method. An
interesting aspect of the proposed implementation is that the
same outer controllers Kv and Kr along with the shaped
inner plant G˜c,n can be employed even for the scenario
where iload measurement is unavailable. In this case, the
outer controller Kr regulates the inductor current iL to
iref +f(·)∗ (Vref −Vdc), where f(·) represents an LTI filter
and ∗ is the convolution operator. This can be understood
as follows. Let us suppose that iref > iload = (Vref/R),
where R is the output load resistance. This in turn implies
that Vdc = irefR is bigger than Vref . Thus the compensation
term (Vref − Vdc) < 0 and the reference to the outer-
loop controller Kr becomes smaller than iref , as required.
A similar inference can be drawn when iref < iload. The
corresponding block diagram is shown in Fig. 5.
Extension to Boost Converters: The extension of the
proposed control design to Boost and Buck-Boost DC-DC
converters is easily explained after noting that their averaged
models are structurally identical to Buck converters, except
that the dependence of duty cycles on the control signal u
or constant parameter D′ are different. The differences in
how duty cycles depend on u(t) do not matter from the
control design viewpoint since duty cycles for pulse-width
modulation are obtained only after obtaining the control
designs (that use the averaged models). Fig. 6 shows the
Fig. 5: Modified architecture for decentralized implementation.
F (s) represents the Laplace transform of the corresponding LTI
filter f(·). The reference to the outer controller Kr is iref + f(·)∗
(Vref − Vdc).
Fig. 6: Block diagram representation of the inner-outer control
design for boost-converter. Note that this representation differs from
that of the buck converter only in terms of the constant parameter
D′ and the expression that is used to obtain the duty-cycle from
the control signal u˜.
equivalent schematic of the proposed control framework for
a Boost converter system.
V. EXTENSION TO A SYSTEM OF PARALLEL
CONVERTERS
In this section we extend our control framework for a
single converter to a system of DC-DC converters connected
in parallel in the context of power sharing, keeping in
mind the practicability and robustness to modeling and load
uncertainties.
Fig. 7a represents an inner-outer control framework for a
system of m parallel connected converters. Note that instead
of feeding iload directly to the kth outer controller Krk , the
measurement signal is prescaled by a time-varying multiplier
γk, 0 ≤ γk ≤ 1. The choice of γk dictates the power sharing
requirements on the kth converter. In fact, we later show that
the proposed implementation distributes the output power in
the ratios γ1 : γ2 : .. : γm. After noting that the voltage-
regulation and current reference tracking is common to all
the outer controllers, in our architecture, we impose the
same design for outer-controllers for all the converters, i.e.,
Kv1 = Kv2 = .. = Kvm and Kr1 = Kr2 = .. = Krm .
This imposition enables significant reduction in the overall
complexity of the distributed control design for a parallel
network of converters and power sources, thus ensuring the
practicability of the proposed design which allows integration
of power sources of different types and values.
We design inner-controllers Kck such that the inner-shaped
plants from u˜k to iLk are same and given by,
G˜c,n(s) =
(
ω˜
s+ ω˜
)(
s2 + 2ζ1,nω0s+ ω
2
0
s2 + 2ζ2,nω0s+ ω20
)
, (6)
(a) (b)
Fig. 7: (a) Control framework for a network of m parallel converters. Here γk represents the proportion of power demanded from the
kth source. (b) A multiple-converters system with shaped inner plants G˜c. In the proposed implementation, we adopt the same outer
controller for different converters, i.e., Kv1 = Kv2 = .. = Kvm =
1
m
Kv and Kr1 = Kr2 = .. = Krm = Kr .
where the ratio ζ1,n/ζ2,n determines the tradeoff of 120Hz
ripple between the total inductor current iL =
m∑
k=1
iLk
and the capacitor current iC . Note that for given values of
ζ1,n, ζ2,n and inductance Lk, explicit design of Kck exists
and is given by (4). After noting that Kvk =
1
mKv and
Krk = Kr, the system in Fig. 7a can be simplified to Fig.
7b.
Indeed, by our choice of inner and outer controllers, the
transfer functions from external references Vref and ikref to
the desired output Vdc are identical for all converters. Hence
the entire network of parallel converters can be analyzed in
the context of an equivalent single converter system. This
implies that Kvk and Krk can be computed by solving H∞-
optimization problem (as discussed in the previous section)
similar to the single converter case. We make these design
specifications more precise and bring out the equivalence
of the control design for the single and multiple converter
systems in the following theorem.
We say that the system representation in Fig. 4 is equiva-
lent to that in Fig. 7b, when the transfer functions from the
reference voltage Vref and load current iload to the DC-
link voltage Vdc (and therefore the total current sourced
i = iL) in Fig. 4 are identical to the corresponding
transfer functions in Fig. 7b. In the following theorem, we
denote the outer-voltage sensitivity transfer function in Fig.
4 from Vref to Vdc by S1 =
(
1
1+G˜c,nKr+GvG˜c,nKv
)
and the
corresponding complementary sensitivity transfer function
by T1 = GvG˜c,nKvS1. Similarly, we denote the outer-
current sensitivity transfer function by S2 =
(
1
1+G˜c,nKr
)
and the corresponding complementary transfer function by
T2 = 1− S2. Moreover, we define H = G˜c,nKvS1.
Theorem 1: Consider the single-converter system in Fig-
ure 4 with inner-shaped plant G˜c,n(s) as given in (6), outer
controllers Kv , Kr and external references Vref , iload; and
the multi-converter system described in Figures 7a and 7b
with inner-shaped plants G˜ck = G˜c,n(s) and outer con-
trollers Kvk =
1
mKv; Krk = Kr, and external references
Vref , ikref for 1 ≤ k ≤ m.
1. [System Equivalence]: If
∑m
k=1 ikref = iload, then the
system representations in Fig. 4 and Fig. 7b are equivalent.
2. [Power Sharing]: If controllers Kv and Kr are designed
such that |H(jω)| < , |S2(jω)| <  and the total current
mismatch |∑k ikref (jω) − iload(jω)| < ∆ at frequncy ω
for some  > 0 and ∆ > 0, then |iLk(jω) − ikref (jω)| <
(|Vref (jω)|+m|ikref (jω)|+(1+)|iload(jω)|)
m +
(1+)2∆
m .
Remark 1: Since the system representations in Figs. 4 and
7b are equivalent, the analysis and design of the entire multi-
converter system can be done using an equivalent single
converter system, where the multi-converter system inherits
the performance and robustness achieved by a design for the
single-converter system.
Remark 2: While the sensitivity transfer functions S1 and
S2 can be made sufficiently small by designing appropriate
high DC-gain controllers, the transfer function H is also
small at sufficiently low-frequencies. In fact, it can be easily
shown that |H(j0)| = 0, since |G˜c,n(j0)| = 1 and Gv(s) =
1/(sC), which has infinite DC-gain.
Remark 3: Note that from power-sharing result in the above
theorem, if ikref = γkiload, where
∑
k γk = 1, γk ≥ 0, then
the output current at the DC-link gets divided approximately
in the ratio γ1 : γ2 : · · · : γm; more precisely the low-
frequency components (and thus the steady-state) iL1 : iL2 :
· · · : iLm ≈ γ1 : γ2 : · · · : γm.
Proof: See Appendix.
VI. CASE STUDIES: SIMULATIONS AND
DISCUSSIONS
In this section, we report some simulation studies that
cover different aspects of the proposed distributed control
design. All simulations are performed in MATLAB/Simulink
using SimPower/SimElectronics library. Note that the exper-
iments are underway and therefore not reported in this paper.
In order to include nonlinearities associated with real-world
experiments, and effects of switching frequencies on voltage
regulation and power sharing, we use non-ideal components
(such as diodes with non-zero forward-bias voltage, IGBT
switches, stray capacitances, parametric uncertainties) and
switched level implementation.
A. Robustness to Modeling Parameters
Traditional control techniques such as proportional-
integral (PI) based control designs exhibit satisfactory perfor-
mance when the actual converter system parameters (L,C)
lie close to the nominal system parameters for which the
controllers are to be designed. A slight deviation from
the nominal values may result in rapid degradation in the
tracking performance and power sharing. The issue is partic-
ularly critical in power electronic systems where individual
component values have large tolerance about the nominal
values. The lack of robustness is addressed through H∞ ro-
bust control framework, where an optimizing controller with
guaranteed margins of robustness to modeling uncertainties
is sought.
Fig. 8a shows the tracking performance of the proposed
robust inner-outer controllers for 20% uncertainty in indcu-
tance (L) and capacitance (C) values. The actual converter
parameters are chosen as:
C = 500µF, L = 1.2mH, Switching-frequency fs = 50kHz,
Input voltage Vg = 480V , Desired output voltage Vref =
240V , Load-current iload = 20 + 0.4 sin(2pi120t)
The design parameters for the inner-controller Kc are:
Damping factors ζ1 = 1.2, ζ2 = 2.1, and ω˜ = 2pi200rad/s.
The outer controllers Kv and Kr are obtained by solving the
stacked H∞ optimization problem (see Eq. (5)) [11] with the
weighting functions:
W1 =
0.5(s+ 502.7)
(s+ 2.513)
,W2 =
0.5(s+ 628.3)
(s+ 3.142)
,W3 = 0.1
The resulting outer-controllers are reduced to sixth-order
using balanced reduction [12] and are given by,
Kv = −0.0076(s− 8.69e5)
(s+ 2.73e4)
(s+ 2.01e4)
(s+ 1.07e4)
(s+ 2577)
(s+ 433.9)
(s+ 194.2)
(s+ 2.498)
(s2 + 0.02s+ 0.0001)
(s2 + 0.01978s+ 0.0008)
Kr = 0.065
(s+ 4.07e5)
(s+ 1.15e4)
(s+ 2474)
(s+ 422.4)
(s+ 191.7)
(s+ 3.11)
(s+ 3.20)
(s+ 2.03)
(s+ 0.01)(s+ 0.0099)
(s2 + 0.01978s+ 0.0008)
Optimal structure of outer-loop controllers: For the
stacked H∞ problem, the outer-loop controllers Kv and
Kr are observed to be constant multiples of each other for
a number of choices of weighting functions W1 and W2.
While we are yet to explore the reasons for the underlying
optimal structure, the optimal structure significantly reduces
the complexity of the distributed control design by allowing
to get rid of the controller Kr from the outer-loop and
modifying the input of the controller Kv to Vref − Vdc +
α(iload − iL). Here α > 0 is an appropriate constant which
captures the relationship between the outer-loop controllers
Kv and Kr. We believe that the constant α is related to the
Fig. 9: Power sharing among three buck-converters for Vref =
240V and R = 12Ω in the prescribed ratios. The controllers allow
for rapidly varying power-sharing requirements.
system parameters L and C, however, this is something we
would definitely like to explore in our future work.
B. Current Sharing among Converters
Fig. 9 shows the system performance for time-varying
output current sharing among three Buck converters. The
following parameters are assumed for the three converters
- L1 = 1.2mH, Vg1 = 480V ; L2 = 1.6mH, Vg2 = 460V ;
L3 = 1.9mH, Vg3 = 480V . Clearly, the total load current
is 20A. The converters divide the load current in the ratios
10 : 4 : 6 for t ∈ [0, 0.3s]; 4 : 8 : 8 for t ∈ [0.3s, 0.5s] and
6 : 4 : 10 for t ∈ [0.5s, 0.6s], as required.
C. Current Sharing and Voltage Regulation without iload
measurement
We now consider the scenario when iload measurement
is unavailable. In this case, the input to the outer-loop
controller Kr is some nominal reference current iref plus a
compensation term which is a manifestation of error in volt-
age reference tracking. This can be understood as follows.
Fig. 10 shows the system performance for voltage reference
tracking for the proposed decentralized implementation. Note
that despite the unavailability of load current measurement,
the controller regulates the DC-link voltage to the desired
reference voltage, albeit with relatively larger overshoot.
VII. CONCLUSIONS AND FUTURE WORKS
In this work, we propose a distributed control architec-
ture for voltage tracking and power sharing for a network
of DC-DC converters connected in parallel. The proposed
design is capable of achieving multiple objectives such as
robustness to modeling uncertainties, reference DC voltage
generation and output power sharing among multiple DC
sources. The controllers are designed using a robust optimal
control framework. We also propose a novel approach for
decentralized implementation, where the load current is not
available for measurement. We are currently setting up the
experiments to demonstrate the effectiveness of the proposed
implementation. Moreover, the optimal structure of the outer-
loop controllers Kv and Kr needs to be analyzed in full
details to gain further insights into the problem of voltage
control of DC-DC converters.
(a) (b)
Fig. 8: (a) Robustness to model parameters. The proposed controller tracks the desired voltage in presence of parametric uncertainties
and ripple in load current. (b) Bode plots of the outer-loop controllers. It can be observed that the two controller transfer functions are
constant multiples of one-another.
Fig. 10: A droop-like approach for voltage regulation in the
absence of iload measurement. The converter is required to regulate
the output voltage to 240V . The load R is chosen to be 12Ω. This
corresponds to an iload = 20A. However, in the absence of iload
measurement, we assume iref = 16A. The filter transfer function
is chosen as F (s) = 376.99
s+314.16
.
APPENDIX
Proof of Theorem 1: System Equivalence
Proof: The underlying equivalence is straightforward
to derive. From Fig. 4, with G˜c(s) = G˜c,n(s), the output
DC-link voltage in terms of the exogenous signals Vref and
iload is given by
Vdc =
(
1
1+G˜c,nKr+GvG˜c,nKv
)(
GvG˜c,nKvVref −Gviload
)
(7)
However, from Figs. 7a and 7b, we obtain
Vdc = Gv
(
−iload + G˜c,n
m∑
k=1
u˜k
)
u˜k =
(
1
1 + G˜c,nKr
)(
1
m
Kv(Vref − Vdc) +Krikref
)
(8)
From Eq. (8) and using the fact that
∑m
k=1 ikref = iload we
recover Eq. (7), which establishes the required equivalence.
Proof of Theorem 1: Power Sharing
Proof: From Fig. 8b, it can be shown that the difference
between the inductor current iLk and the reference current
ikref for the k
th converter (in terms of signals Vref , iload
and ikref ) is given by
iLk − ikref =
1
m
HVref − 1
m
T1T2
(∑
k
ikref − iload
)
+
1
m
T1S2iload − S2ikref (9)
Moreover, we have |T1(jω)| < 1 +  and |T2(jω)| < 1 + .
Thus from (9) and conditions of the theorem, we get
|iLk (jω)− ikref (jω)| <

m
|Vref (jω)|+ (1 + )
m
|iload(jω)|
+
(1 + )2∆
m
+ |ikref (jω)| (10)
Additionally, if ikref = γkiload, then the total current mis-
match term in (9) is zero. Moreover, through an appropriate
design of high DC-gain controllers, we have that there exists
a sufficiently small  > 0 such that for ω << ωBW , where
ωBW is bandwidth of the closed-loop system, |H(jω)| < 
and |S2(jω)| < . Then from (10) we obtain,
|iLk (jω)−γkiload(jω)| <

m
|Vref (jω)|+ 
m
|iload(jω)|
+|ikref (jω)| (11)
Thus |iLk(jω)−γkiload(jω)| is small for ω << ωBW and
therefore, the load current gets approximately divided in the
ratio γ1 : γ2 : · · · : γm.
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